Files
tensorflow/third_party
linchen1-robot 2dd5ba03ea PR #49372: [ROCm]Enable vectorization.hlo check on ROCm mi200 and mi350.
Imported from GitHub PR https://github.com/openxla/xla/pull/49372

📝 Summary of Changes
- Enable `//xla/backends/gpu/tests:vectorization.hlo.test` on mi200 and mi350. Same `gpu/` lit as CUDA. Removes those two specs from the disabled list.
- FileCheck LLVM `store <4 x i8>` at `--stage=llvm-before-optimizations`, the same stage and width as the H100/A100 lines.
- Gate `--stage=ptx` with `%if !IS_ROCM`. `AMDGPUCompiler::CompileTargetBinary` returns an empty asm text, and `hlo-opt` has no GCN stage. NVIDIA PTX checks stay.

🎯 Justification
Explain why this change is important and which workload benefits from this
change.

🚀 Kind of Contribution
🧪 Tests

Copybara import of the project:

--
9b122c87b8c8923be80148b641034d1a5330d3ad by linchen1 <lin.chen1@amd.com>:

Enable vectorization.hlo check on ROCm mi200 and mi350.

Signed-off-by: linchen1 <lin.chen1@amd.com>

Merging this change closes #49372

PiperOrigin-RevId: 987373576
2026-09-25 06:04:47 -07:00
..
…
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-29 14:07:56 +02:00
2026-08-29 14:07:56 +02:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
…
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
2026-08-07 10:09:35 -07:00
…